Extensible FPGA Framework (EFW)

For HiTech Global HTG-K800 Kintex-Ultrascale PCIe FPGA Module

Key Framework Features


- Integrated, hardware verified solutions for 1G/10G/40G Ethernet development
- HTG-K800 module targeted system building blocks of DMA Controllers, Ethernet MAC and PCS, PCIe application interface, AXI4 Interconnect, DDR4 and Flash Memory controllers
- > Frameworks bundled with:
 - All options: x4/x8 PCIe Gen3 PCIe application interface, AXI4-Lite master/arbiter for memory mapped interface, Field Upgradeable (FUp) controller for in-system Flash programming and I2C controller
 - Selected Option Based: Synthesizable binaries and full simulation libraries for high performance (up to 64Gbps) multichannel DMA controllers paired with GigE, low latency 10G, ultra-low latency 10G or 40G Ethernet
- Linux source code device drivers and APIs for PCIe interface and DMA controller
- Unified GUI for the entire EFW with scripting support
- Lowest startup cost for developing complete 1G, 10G and 40G solutions with Kintex Ultrascale FPGA
- Simplified, single-sourced licensing for all FPGA IP cores and drivers

QUICKEST AND HIGHLY AFFORDABLE 1G, 10G AND 40G ETHERNET DEVELOPMENT WITH HTG-K800 PCIe MODULE

Extensible FPGA Framework (EFW) empowers FPGA developers with a verified set of productivity solutions, including module targeted physical interface components, device drivers and APIs for the HiTech Global HTG-K800 PCle module.

Frameworks save months of development and debug time by enabling developers to skip the tedious and time consuming phase of IP core integration, interface verification and firmware development.

Framework Bundled Content	Framework Type				Required FMC
	Base	1G	10G	40G	Module
Linux Device Drivers and APIs (Source)	•	•	•	•	-
x4/x8 PCIe Gen3 PCIe hard IP based PCIe	•	•	•	•	-
application interface and arbiter (Verilog)					
AXI4-Lite Master and Arbiter with 32-bit	•	•	•	•	-
control plane for registers accesses (Verilog)					
32-bit AXI4-Lite Slave for integrating user	•	•	•	•	-
blocks (Verilog)					
G18 Flash controller for in-system field	•	•	•	•	-
upgrades (FuP) (Netlist)					
I2C Controllers (Netlist)	•	•	•	•	-
Targeted DDR4 controllers with AXI4 wrapper	•	•	•	•	-
(Verilog)					
128-Bit 8-Channel PCIe RapidDMA with x4		•	•		-
Gen3 PCIe Endpoint (Netlist)					
256-Bit 8-Channel PCIe RapidDMA with x8				•	-
Gen3 PCIe Endpoint (Netlist)					
GigE MAC with 1000Base-X Interface (Netlist)		•	•	•	FMC-X4SFP+
Low and Ultra-Low Latency 10G Ethernet, 32-			•		FMC-X4SFP+
bit data path (Netlist) Latency optimized for					FMC-SFP-OC
financial market applications					
40G Ethernet, 128-bit data path (Netlist)				•	FMC-X2QSFP+
Area optimized for low resource utilization					FMC-SFP-OC



Productivity Features

PCIe Bus Interface and Management: Complete PCIe solutions for the HTG-K800 x4 Gen3 and x8 Gen3 PCIe interface. Framework implements up to two application side interfaces, a 32-bit AXI4-Lite compliant register access interface for Non-DMA (single read/write) operations and 256/128-bit AXI-4 streaming compliant interface for DMA operations.

Parameterized AXI4-Lite Inter-connect: Complete, fully parameterized 32-bit AXI4-Lite inter-connect with Master, Arbiter and Slave in source (Verilog) code for register access

High Performance PCIe DMA: 256-bit and 128-bit data path @ 250MHz (up to 64Gbps/32Gbps), multi-channel scattergather RapidDMA IP with AXI4 compliant user interface for high performance and low latency data transfers between host and module. Support for both Legacy and MSI interrupt mechanisms.


Ethernet Solutions from GigE to 40Gbps: HTG-K800 targeted and fully verified Ethernet interfaces using GigE, Optimal Latency 10Gbps and 40Gbps Ethernet solutions. Ethernet interfaces provided through Hitech Global HTG-FMC-X4SFP+, HTG-FMC-X2QSFP+ and HTG-FMC-SFP-OC FMC modules. Basic L2 packet generators and checkers (netlist) included for quick interface verification through GUI interface.


BPI Flash Upgrade through PCIe: Program and erase the parallel Flash memory on the HTG-K800 through the PCIe interface at very high speeds. Integrating the FUp controller allows any user design to be field upgradable through PCIe.

Device Drivers: 64-bit Linux device drivers in source code for DMA, register access and interrupts

APIs: C (source code) language function libraries and example test for DMA, register access and interrupts in source code

GUI Interface: GUI application (Linux only) for control and configuration of all EFW components





Link to IP Core Resources

http://www.mantaro.com/products/fpga-ip-cores.htm

For sales or more information:

Mantaro Networks, Inc
Phone: +1-301-528-2244

Email: sales@mantaro.com



Product Ordering Codes

Base (No Ethernet/DMA): HTK-EFW-K800-Base
GigE Ethernet: HTK-EFW-K800-1G
Low Latency 10G Ethernet: HTK-EFW-K800-10G
Ultra-Low Latency 10G: HTK-EFW-K800-10GU
40G Ethernet: HTK-EFW-K800-40G